


Inventor: SARRESH et al SN to be assigned/Sheet 2 of 16 Atty. Dkt.: 2380-442





4/16 EDSTED" 4 EDSTEDET




	Nr_Of_Calls	Nr_Of_Calls	Nr_Of_Calls		Nr_Of_Calls			
	Nr_Of_Samples	Nr_Of_Samples	Nr_Of_Samples		Nr_Of_Samples			
	DELAY	DELAY	DELAY		DELAY			
	CELL/ CARRIER 1	CELL/ CARRIER 2	CELL/ CARRIER 3		CELL/ CARRIER j			
CARRIER ID  GARRIER ID  GARRIER ID  GARRIER ID								

5/16

463 44A3 ~


462 44A2 ~


Inventor: SARRESH et al SN to be assigned/Sheet 5 of 16 Atty. Dkt.: 2380-442 46<sub>5</sub> **PROCESSING** SECTOR PROCESSING FRONT END SIGNAL **FRONT** END PROCESSING FRONT END SECTOR SIGNAL SECTOR SIGNAL **PROCESSOR PROCESSOR** BOARD (RAX) **BOARD (RAX)** RECEIVER RECEIVER BOARD BOARD 909 PROCESSING FRONT END PROCESSING FRONT END 80 SECTOR SIGNAL SECTOR SIGNAL · 64 44A<sub>6</sub> **PROCESSOR PROCESSOR BOARD (RAX)** BOARD (RAX) RECEIVER RECEIVER BOARD BOARD 60 . 57B **57A** 47B 47A 55A PROCESSING HARDWARE PROCESSING HARDWARE 55B MAIN PROCESSOR PROCESSING FRONT **BRANCH A SIGNAL** BRANCH A SIGNAL **SECTOR SIGNAL** DELAY ALIGNMENT **ADJUSTMENT ADJUSTMENT** END DELAY DELAY LNO



acorsos, otas

6/16





ROCHIORA ORKSOR

Inventor: SARRESH et al SN to be assigned/Sheet 9 of 16 Atty. Dkt.: 2380-442






Fig. 9




Inventor: SARRESH et al SN to be assigned/Sheet 10 of 16 Atty. Dkt.: 2380-442



11/16 = C = T T O + A = C = H C O T

12/16 EOSTFO" WEDSMOOT



LOOKSOEF OLISOE

14/16 ECTTO 4 ECT+OCT

<b>†</b>	D+10	D+10	D+10	•••	D+10
AMPLES IELAY	:	•••	•••		•••
REQUENCY OF SAMPLE WITH CERTAIN DELAY	Q	Q	a		D
FREQUENCY OF SAMPLES WITH CERTAIN DELAY	•••		•••		
	D-10	D-10	D-10		D-10
	CELL/ CARRIER 1	CELL/ CARRIER 2	CELL/ CARRIER 3		CELL/ CARRIER j
CELL/	CARRIER ID				•

Fig. 14

**TEST UE SITUATED** 

16-2 170 (TX) 155A \_155B **ADJUSTMENT ADJUSTMENT PROCESSOR** TRANSMIT BOARD DELAY BOARD DELAY 174 JSE DELAY DIFFERENCE DIVERSITY BRANCH DELAY CLOSED LOOP DOWNLINK ALIGNMENT ADJUSTMEN' TO CALCULATE DELAY **ALIGNMENT ROUTINE** 157A 140 160 147A MAIN PROCESSOR 157B SIGNAL PROCESSING HARDWARE SIGNAL PROCESSING HARDWARE 16-6 147B **BRANCH A BRANCH B** MEASURE DELAY DIFFERENCE **BETWEEN TWO** DOWNLINK BRANCHES 16-2 144B 144A 260 262 30T **TRANSCEIVER PROCESSOR** RECEIVER FROM DIVERSITY **TEST UE EQUIDISTANTLY** (Tx/RX) RAKE **ESSENTIALLY** ANTENNAS

Inventor: SARRESH et al SN to be assigned/Sheet 15 of Atty. Dkt.: 2380-442 Inventor: SARRESH et al SN to be assigned/Sheet 16 of 16 Atty. Dkt.: 2380-442

